Commit graph

17 commits

Author SHA1 Message Date
39e041f473 cpu/decoder - Implement RLCA, RLA, RRCA, RRA 2023-08-29 21:25:19 +02:00
7902ac4641 cpu/decoder - little code improvement 2023-08-29 21:14:19 +02:00
50cac936b9 cpu/decoder - Implement PREFIX (bit shift & bit ops) 2023-08-29 21:00:37 +02:00
8160037ffc cpu/decoder - Improve code formatting 2023-08-29 19:43:19 +02:00
40b5d1d370 cpu/decoder - Fix decoding of JR e instruction 2023-08-29 19:42:42 +02:00
ddea64ec63 cpu/decoder - Remove unnessary intermediate variable 2023-08-29 16:54:17 +02:00
c08fd5d68d cpu/decoder - Actually use pushStack16 and popStack16 for POP and PUSH 2023-08-29 16:53:53 +02:00
310fb99ad2 cpu/decoder - Simplify decoding by referencing registers by index 2023-08-29 16:53:20 +02:00
763fe13f5a decoder - Disable debug printf 2023-08-28 23:08:33 +02:00
bd2b577c6c decoder - Add parenthesis to bitwise ANDs
== has priority over & so a & b == c is parsed as a & (b == c)
2023-08-28 22:31:52 +02:00
505478b840 Improve Cpu class and implement interrupts 2023-08-28 21:56:33 +02:00
e4a6b1f9b4 decoder - Simplify RST command
We can calculate the rst address directly from the op code.
2023-08-28 19:39:18 +02:00
ad2334a6af Implement more parts of decoder 2023-08-27 22:19:02 +02:00
93521e559c Simplify decoder code somewhat. 2023-08-27 00:15:12 +02:00
ab09bbd9b7 more decoder code 2023-08-26 23:51:51 +02:00
8d063c08ca Fix build errors. 2023-08-26 21:17:47 +02:00
ba5b55a196 WIP initial state 2023-08-26 19:04:02 +02:00